SafeSU

The Safe Statistics Unit (SafeSU for short) is an RTL IP that implements several mechanisms for multicore timing interference verification, validation, and monitoring.

Institution:

Institution

Research Group:

BSC Group: Computer Sciences

Researcher/s:


Software Author:
Guillem Cabo Pitarch

SafeSU

Description:

The Safe Statistics Unit (SafeSU for short) is an RTL IP that implements several mechanisms for multicore timing interference verification, validation, and monitoring. It has been integrated into commercial space-graded RISC-V and SparcV8 MPSoCs.

Problem:

N/A

Solution:

N/A

Aplication areas:

N/A

Novelty:

N/A

Target market:

N/A

Keywords:

Safety Supports, RISC-V, Software, Hardware

TRL: N/A

CRL: N/A

BRL: N/A

IPRL: N/A

TmRL: N/A

FRL: N/A

More information

if you want to know more about this project do not hesitate to contact us

Contact us