CME Accel (Classic McEliece Accelerator)

Hardware/software co-design acceleration

Institution:

Institution

Research Group:

High Performance Domain Specific Architectures

Researcher/s:

Miquel Moretó, Ioannis-Vatistas Kostalampros

CME Accel (Classic McEliece Accelerator)

Website:

https://github.com/beatsnbytes/classic_mceliece

Description:

This technology is a hardware/software co-design acceleration. The software part is an accelerated version of the purely software implementation of the post-quantum security named Classic McEliece and is being executed at a CPU.

Problem:

N/A

Solution:

N/A

Aplication areas:

Possible commercial applications could include the execution of this technology on a heterogeneous System on Chip comprising a CPU and an FPGA device. This SoC could be part of any product that requires post-quantum security protection. Also, the hardware accelerator can be used as a loosely coupled accelerator to the CPU pipeline in order to speed-up the encryption and decryption algorithms of the Classic McEliece Post-Quantum Key Encapsulation Mechanism.

Novelty:

N/A

Protection:

License (BSD3)

Target market:

N/A

Keywords:

N/A

TRL: 5

CRL: N/A

BRL: N/A

IPRL: N/A

TmRL: N/A

FRL: N/A

More information

if you want to know more about this project do not hesitate to contact us

Contact us